



NOTES:
(UNLESS OTHERWISE SPECIFIED)
1) ALL SURFACE MOUNT RESISTORS EXPRESSED IN OHMS 63mW 5%
2) ALL CAPACITORS EXPRESSED IN MICROFARADS
3) ALL 14 PIN IC'S, PIN 14 IS PWR, PIN 7 IS GND.
ALL 16 PIN IC'S, PIN 16 IS PWR, PIN 8 IS GND.
ALL 20 PIN IC'S, PIN 20 IS PWR, PIN 10 IS GND.
ALL 32 PIN IC'S, PIN 32 IS PWR, PIN 16 IS GND.

REVISIONS				
REV	ECO	DESCRIPTION	BY/DATE	CHK/DATE
EA	4451	PROTOTYPE RELEASE	TDW/17JUN98	
A	4451	PRODUCTION RELEASE	TDW/20JULY98	

ALL DESIGN, OPERATIVE AND PROCESS DATA PERTAINING TO THE ARTICLE SHOWN ON THIS SHEET IS THE PROPERTY OF INTERNATIONAL GAME TECHNOLOGY, RENO, NEVADA, THIS INFORMATION IS DISCLOSED IN CONFIDENCE AND IS NOT TO BE COPIED, REPRODUCED, REVEALED TO OR APPROPRIATED BY OTHERS, IN PART OR IN WHOLE, WITHOUT THE EXPRESS CONSENT OF IGT. THIS PRINT IS LOANED AND RECIPIENT COVENANTS IT WILL NOT BE USED IN ANY MANNER DETRIMENTAL TO THE INTEREST OF IGT, AND MUST BE RETURNED ON DEMAND.

INTERNATIONAL GAME TECHNOLOGY
9295 PROTOTYPE DRIVE RENO, NV 89511

TITLE
**SCHEMATIC, 960
LOWER CABINET I/O III**

DWG. SIZE DWG. NO. REV LTR
C 754 276 11 A

DRAWN T.D.WAXMAN DATE 17JUN98 CHECKED DATE APPROVED T.D.WAXMAN DATE 20JULY98 SCALE NONE SHT 1 OF 1